

TSA65R190S3/TSK65R190S3

650V N-Channel MOSFET

Description

SJ-FET is new generation of high voltage MOSFET family that is utilizing an advanced charge balance mechanism for outstanding low on-resistance and lower gate charge performance. This advanced technology has been tailored to minimize conduction loss, provide superior switching performance, and withstand extreme dv/dt rate and higher avalanche energy. SJ-FET is suitable for various AC/DC power conversion in switching mode operation for higher efficiency.

Features

- 20A,650V,Max.RDS(on)=0.19Ω @ VGS =10V
- Low Power Loss by High Speed Switching and Low On-Resistance
- ③ 100% Avalanche Tested

TSA65R190S3




TO-3P

TSK65R190S3



TO-247



Absolute Maximum Ratings

T_C=25°C unless otherwise specified

Symbol	Parameter	TSA65R190S3	TSK65R190S3	Units
V _{DSS}	Drain-Source Voltage	650		V
V _{GS}	Gate-Source Voltage		± 30	V
I _D	Drain Current	T _C = 25°C	20	A
		T _C = 100°C	14	A
I _{DM}	Pulsed Drain Current (Note 1)	60		A
E _{AS}	Single Pulsed Avalanche Energy	485		mJ
P _D	Power Dissipation (T _C = 25°C)	258	265	W
T _J , T _{STG}	Operating and Storage Temperature Range	-55 to +150		°C

Thermal Resistance Characteristics

Symbol	Parameter	TSA65R190S3	TSK65R190S3	Units
R _{θJC}	Thermal Resistance,Junction-to-Case	0.47	0.47	°C/W
R _{θJA}	Thermal Resistance,Junction-to-Ambient	65	65	°C/W

Electrical Characteristics $T_c=25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
On Characteristics						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu\text{A}$	2.0	--	4.0	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}$, $I_D = 4.5 \text{ A}$	--	0.17	0.19	Ω
g_{fs}	Forward transfer conductance	$V_{DS} = 15 \text{ V}$, $I_D = 4.5 \text{ A}$ (Note 4)	--	12	--	S
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}$, $I_D = 250 \mu\text{A}$	650	--	--	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 650 \text{ V}$, $V_{GS} = 0 \text{ V}$	--	--	1	μA
		$V_{DS} = 650 \text{ V}$, $T_c = 125^\circ\text{C}$	--	--	100	μA
I_{GSSF}	Gate-Body Leakage Current,Forward	$V_{GS} = 30 \text{ V}$, $V_{DS} = 0 \text{ V}$	--	--	100	nA
I_{GSSR}	Gate-Body Leakage Current,Reverse	$V_{GS} = -30 \text{ V}$, $V_{DS} = 0 \text{ V}$	--	--	-100	nA
Dynamic Characteristics						
C_{iss}	Input Capacitance	$V_{DS} = 25 \text{ V}$, $V_{GS} = 0 \text{ V}$, $f = 1.0 \text{ MHz}$	--	1805	--	pF
C_{oss}	Output Capacitance		--	1400	--	pF
C_{rss}	Reverse Transfer Capacitance		--	70	--	pF
Switching Characteristics						
$t_{d(on)}$	Turn-On Time	$V_{GS} = 10 \text{ V}$, $R_G = 25 \Omega$, $V_{DS} = 350 \text{ V}$, $I_D = 20 \text{ A}$	--	40	--	ns
t_r	Turn-On Rise Time		--	75	--	ns
$t_{d(off)}$	Turn-Off Delay Time		--	172	--	ns
t_f	Turn-Off Fall Time		--	75	--	ns
Q_g	Total Gate Charge	$V_{GS} = 10 \text{ V}$, $V_{DS} = 560 \text{ V}$, $I_D = 20 \text{ A}$	--	53	68	nC
Q_{gs}	Gate-Source Charge		--	13	--	nC
Q_{gd}	Gate-Drain Charge		--	20	--	nC
Source-Drain Diode Maximum Ratings and Characteristics						
I_s	Continuous Source-Drain Diode Forward Current		--	--	20	A
V_{SD}	Source-Drain Diode Forward Voltage	$I_s = 20 \text{ A}$, $V_{GS} = 0 \text{ V}$	--	--	1.4	V
t_{rr}	Reverse Recovery Time	$I_s = 20 \text{ A}$, $V_{GS} = 0 \text{ V}$ $dI_F/dt = 100 \text{ A}/\mu\text{s}$	--	524	--	ns
Q_{rr}	Reverse Recovery Charge		--	9.4	--	μC
I_{rrm}	Reverse Recovery Current		--	35.7	--	A

NOTES:

1. Pulse width t_p limited by $T_{j,max}$
2. $I_{SD} \leq I_D$, $V_{DS,peak} \leq V_{(BR)DSS}$
3. $C_{o(er)}$ is a capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0V to 80%

■ Characteristic Graph

Fig.1 On-Region Characteristics.




Fig.2 On-Resistance Variation with Drain Current and Gate Voltage




Fig.3 On-Resistance Variation with Temperature (Normalized)




Fig.4 Breakdown Voltage Variation vs. Temperature (Normalized)




Fig.5 Transfer Characteristics




Fig.6 Body Diode Forward Voltage Variation with Source Current and Temperature




Fig.7 Gate Charge Characteristics




Fig.8 Capacitance Characteristics




Fig.9 $V_{GS(th)}$ Variation with Temperature (Normalized)




Fig.10 Maximum Drain Current vs. Case Temperature




Fig.11 Single Pulse Maximum Power Dissipation




Fig.12 Output Capacitance Stored Energy




Fig.13 Transient Thermal Response Curve





Fig.14 Maximum Safe Operating Area



■ Test Circuit




Fig15-1. Gate charge measurement circuit




Fig15-2. Gate charge waveform




Fig16-1. Diode reverse recovery test circuit




Fig16-1. Diode reverse recovery test waveform




Fig17-1. Switching time test circuit for resistive load




Fig17-2. Switching time waveform




Fig18-1. Unclamped inductive load test circuit




Fig18-2. Unclamped inductive waveform